

Ink. t. Patent- och reg. verket

16

2000 -08- 3 1

Huvudfoxen Kassan

E42 p39se SPB

2000-08-26

## 5 ABSTRACT

10 An encapsulated circuit comprising a thin interface layer with one or more vias for input/output interface to the circuit. The encapsulated circuit further comprises one or more sequentially processed circuit layers added to one side of the interface circuit. The sequentially processed circuit layers are preferably made by additive offset printing technology. The encapsulated circuit further comprises a layer of adhesive. A first side of the adhesive layer is attached on top of the uppermost and most exposed circuit layer. The encapsulated circuit further comprises a support carrier attached on a second side of the adhesive layer.

15

(Fig. 1)